

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently Amended) A method of operating a multithreaded parallel processor comprising:

directing the processor having a plurality of microengines, a microengine including a context event arbiter, to swap based on a user-specified parameter specified in a context-swap instruction, a currently running context, corresponding to a first thread, in a specified microengine to let another context, corresponding to a different thread that is ready to execute, execute in that microengine and cause a different context and associated program counter to be selected, with the swapped first thread automatically re-enabled to run at some subsequent context arbitration point,

wherein directing the processor comprises waking up the swapped out context when the user-specified parameter specified in the context-swap instruction is activated, with the user-specified parameter specifying an occurrence of an event, the occurrence of the event having been communicated to the context event arbiter.

2-3. (Cancelled)

4. (Currently Amended) The method of claim 1 wherein the user-specified parameter specifies "sram Swap", which swaps out the current context corresponding to the first thread and wakes up the swapped, current context ~~when the thread's~~ an SRAM signal associated with the first thread is received.

5. (Currently Amended) The method of claim 1 wherein the user-specified parameter specifies “sdram Swap”, which swaps out the current context corresponding to the first thread and wakes up the swapped, current context when ~~the thread's~~ an SDRAM signal associated with the first thread is received.

6. (Currently Amended) The method of claim 1 wherein the user-specified parameter specifies “FBI” which swaps out the current context corresponding to the first thread and wakes up the swapped, current context when ~~the thread's~~ an FBI signal associated with the first thread is received indicating that an FBI CSR, Scratchpad, TFIFO, or RFIFO operation has completed.

7. (Currently Amended) The method of claim 1 wherein the user-specified parameter specifies “seq\_num1\_change/seq\_num2\_change”, which swaps out the current context corresponding to the first thread and wakes up the swapped, current context when a value of ~~the~~ a sequence number changes.

8. (Currently Amended) The method of claim 1 wherein the user-specified parameter specifies “inter\_thread” which swaps out the current context corresponding to the first thread and wakes up the swapped, current context when ~~the thread's~~ an interthread signal associated with the first thread is received.

9. (Cancelled)

10. (Currently Amended) The method of claim 1 wherein the user-specified parameter specifies “auto\_push” which swaps out the current context corresponding to the first thread and wakes up the swapped, current context when SRAM transfer read register data has been automatically pushed by a FBus interface.

11. (Currently Amended) The method of claim 1 wherein the user-specified parameter specifies “start\_receive” which swaps out the current context corresponding to the first thread and wakes up the swapped, current context when new data in a receive FIFO is available for ~~this~~ the first thread to process.

12. (Currently Amended) The method of claim 1 wherein the user-specified parameter specifies “kill” which prevents the current context corresponding to the first thread or first thread from executing again until an appropriate enable bit for the thread is set in a CTX\_ENABLES register.

13. (Currently Amended) The method of claim 1 wherein the user-specified parameter specifies “pci” which swaps out the current context corresponding to the first thread and wakes up the swapped, current context when a PCI unit signals that a DMA transfer has been completed.

14. (Previously Presented) The method of claim 1 wherein directing further comprises:

in response to an optional\_token “defer one” specified in the context-swap instruction, executing an additional instruction in an instruction stream of the currently running context before the context is swapped.

15. (Currently Amended) A method of operating a multithreaded parallel processor, the method comprising:

specifying an occurrence of an event with a user-specified parameter, the occurrence of the event having been communicated to a context event arbiter corresponding to a microengine, the multithreaded parallel processor comprising a plurality of microengines, a microengine including a context event arbiter;

receiving a user-specified parameter specified in a context-swap instruction;

performing a swapping operation to cause an executing context process corresponding to a first thread to be swapped with a different context and associated program counter, corresponding to a different thread that is ready to execute, the swapped first thread being automatically re-enabled to run at some subsequent context arbitration point; and

waking up the swapped out context when the user-specified parameter specified in the context-swap instruction is activated, ~~with the user-specified parameter specifying an occurrence of an event.~~

16. (Previously Presented) The method of claim 15 wherein performing comprises swapping a currently running context in a specified microengine to let another context execute in that microengine.

17. (Cancelled)

18. (Currently Amended) The method of claim 15 wherein the user-specified parameter specifies "sram Swap", and performing a swapping comprises swapping out the current context corresponding to the first thread and waking up the swapped, current context when ~~the thread's~~ an SRAM signal associated with the first thread is received.

19. (Currently Amended) The method of claim 15 wherein the user-specified parameter specifies "~~sram Swap~~" "sdram Swap", and performing a swapping comprises swapping the current context corresponding to the first thread and waking up the swapped, current context when ~~the thread's~~ an SDRAM signal associated with the first thread is received.

20. (Currently Amended) The method of claim 15 wherein the user-specified parameter specifies "inter\_thread" which swaps out the current context corresponding to the first thread and wakes up the swapped, current context when ~~the thread's~~ an interthread signal associated with the first thread is received.

21. (Currently Amended) The method of claim 15 further comprising:  
in response to an optional\_token “defer one” specified in the context-swap instruction,  
executing an additional instruction in an instruction stream of the currently running context  
corresponding to the first thread before the currently-running context is swapped.

22. (Currently Amended) A parallel processor that can execute multiple contexts and  
that comprises:

a plurality of microengines, a microengine including a context event arbiter;  
a register stack;  
a program counter for each executing context;  
an arithmetic logic unit coupled to the register stack and a program control store that  
stores a context swap instruction that causes the processor to:  
receive a user-specified parameter specified in the context swap instruction;  
perform a swap operation to cause an executing context process corresponding to a first  
thread to be swapped with a different context and associated program counter, corresponding to a  
different thread that is ready to execute, the swapped first thread is automatically re-enabled to  
run at some subsequent context arbitration point; and  
wake up the swapped out context when the user-specified parameter specified in the  
context-swap instruction is activated, the user-specified parameter specifying an occurrence of an  
event, the occurrence of the event having been communicated to the context event arbiter.

23. (Cancelled)

24. (Currently Amended) A computer program product residing on a computer  
readable storage device for causing a multithreaded parallel processor to perform a function, the  
computer program product comprising instructions causing the processor to:

specify an occurrence of an event with a user-specified parameter, the occurrence of the event having been communicated to a context event arbiter corresponding to a microengine, the multithreaded parallel processor comprising a plurality of microengines, a microengine including a context event arbiter;

receive a user-specified parameter specified in a context-swap instruction;  
perform a swapping operation to cause an executing context process corresponding to a first thread to be swapped with a different context and associated program counter, corresponding to a different thread that is ready to execute, the swapped first thread is automatically re-enabled to run at some subsequent context arbitration point; and

wake up the swapped out context when the user-specified parameter specified in the context-swap instruction is activated, ~~with the user-specified parameter specifying an occurrence of an event.~~

25. (Cancelled)

26. (Previously Presented) The method of claim 1 wherein the user-specified parameter specifies "voluntary".